 
Mentor Graphics
View Technical Publication Library
| |
-
webinar
-
Carbon Design Systems Webinar - Fast, Accurate Analysis of Architectural Decisions
The complexity of modern System-on-Chip (SoC) designs is exposing the weaknesses of traditional system architecture design methodologies.
Poor performance, short battery life and random deadlocks are just a few of the problems which can be seen when SoC architects are forced to rely on spreadsheets and back of the envelope calculations.
Virtual platforms enable system architects to quickly and easily make design decisions and then, more...
preview:
http://tinyurl.com
date: 10/28/2008
-
webinar
-
Designing the Right SoC Architecture: ESL Performance Analysis for ARM AXI-based Platforms
Today's multi-mode, multi-application systems place demanding performance requirements on the global resources of the SoC. Estimating bandwidth with spreadsheets is not viable, when dynamic workloads make it impossible to predict performance across all configurations of the interconnect and memory subsystem.
Real simulation and performance measurement are needed to optimize results and avoid over-design.
In this presentation CoWare ESL 2.0...
preview:
http://www.techonline.com
date: 9/30/2008
 |
-
webinar
 -
Electronic Systems Level Design (ESL): The Prevailing Method Addressing the Rigors ...
The challenge for EDA tool vendors in attacking electronic system level. (ESL) design can be simply stated - provide the tools and methodologies that let system-on-chip (SoC) designers use abstract, system-level models to create implementation-ready (RTL) descriptions of their desired hardware.
The challenge for designers, on the other hand, is in wending their way through the variety of point tools offered by the several dozen vendors...
preview:
https://event.on24.com
date: 12/9/2008
-
webinar
-
ESL Synthesis Techniques For DSP Algorithms
Implementing DSP algorithms into silicon is a specialty which requires both high-level modeling, an understanding of quantization behavior, and detailed system logic design skills in Verilog or VHDL.
Finding the optimal implementation usually involves parallelization and serialization architecture tradeoffs and will be highly dependent on the available resources, speed, and architecture of the technology.
This presentation introduces some...
preview:
https://event.on24.com
date: 1/18/2008
-
webinar
-
Leveraging ESL Techniques for Low-Power Design
Power becomes a major issue, but your current methods only provide limited optimization opportunities.
You have no deterministic way optimizing power for any significant affect at RTL. It is hard to measure power dynamically against real use cases and in most cases you lack access to power data in your verification flow.
The webcast will examine what is to be gained for low-power SoC at levels of abstraction above RTL and look at how...
preview:
https://event.on24.com
date: 2/13/2008
 |
