 
Mentor Graphics
View Technical Publication Library
| |
-
webinar
-
Evaluating Implementation Choices for Low-Power Digital Sound in SOCs
High-quality audio creates an immersive experience that excites buyers and spurs the purchase of consumer products such as home theater and PC sound systems, flat-panel televisions, handheld and console video games, portable music and video players, and mobile telephone handsets.
As a result, digital audio has rocketed to the top of the critical features list for all sorts of products over the past several years.
At the same time, the number...
preview:
http://www.techonline.com
date: 11/28/2007
-
webinar
-
Everything you know about Microprocessors is Wrong
Many system-engineering concepts and 'best practices' with respect to system design are no longer valid at the chip level.
For example, bus-centric design--made popular by the introduction of the first commercial microprocessor in 1971--continues to dominate on-chip design 36 years later even though nanometer silicon has completely changed the rules of system interconnect.
preview:
http://seminar2.techonline.com
date: 11/14/2007
 |
-
webinar
-
Low-Power, Low-Overhead, High-Fidelity Digital Sound for SOCs
High-quality audio creates an immersive experience that excites buyers and spurs the purchase of consumer products such as home theater and PC sound systems, flat-panel televisions, handheld and console video games, portable music and video players, and mobile telephone handsets.
As a result, digital audio has rocketed to the top of the critical features list for all sorts of products over the past several years.
At the same time, the number...
preview:
https://event.on24.com
date: 8/15/2007
-
webinar
-
Reduce Power and Energy Consumption in Low-Power SOCs Through ISA Extension
SOCs designed for low-power applications must extract maximum performance from every microJoule.
Configured microprocessor cores help accomplish this objective by greatly reducing the number of cycles needed to execute a task without the need to use manually coded RTL hardware blocks or assembly-language programming.
This tutorial presentation explains these concepts in depth by exploring the abilities of configurable processors and through...
preview:
https://event.on24.com
date: 7/18/2007
-
webinar
-
Understanding AMP and SMP MPSOC Architectures for Multimedia and Networking Applications
Two main forces drive MPSOC (multiple processor system on chip) development.
The first is simple technology push.
Moore’s Law continues unabated and we continue to be able to pack more transistors, hence more functions, into each mm2 of silicon.
That means either building equivalent functions in less silicon—for reduced cost—or (more likely) adding functions while keeping the size of a silicon die constant.
The second major force driving...
preview:
https://event.on24.com
date: 8/21/2008
-
webinar
-
Using Configurable Processors as Enhanced Application Processors and Controllers
When standard 32-bit RISC processor cores can’t meet performance goals, most companies turn to external hardware accelerator blocks for those functions that need that extra boost.
Designing and verifying these processor + hardware block systems is onerous, error-prone, and poses a huge verification burden.
Instead, designers have proven, in hundreds of designs, that it’s better to accelerate the design functions right in the datapath of...
preview:
https://event.on24.com
date: 9/12/2007
 |
