Mentor Graphics
View Technical Publication Library

Got Talent? Need Talent? Find or list design services now!

personal page    

ASIC Design For Signal Processing
ASIC is an acronym for Application Specific Integrated Circuit. It refers to the technology that many chip designers, including Lucent, use for the physical creation of their chips. This project focuses heavily on the creation of such a design, which will be incorporated as part of one of Bell Lab's future research chips.
preview: http://www.geoffknagge.com  

personal page    

Jeff's ASIC Tools Page
This page contains a number of tools I have written which are useful for ASIC design. They are written in perl, or ANSI C, and all have the GNU GPL license. I hope you find them as useful as I do. All I ask is that you drop me a note if you find them helpful. Verilog tools.
preview: http://www.kwcpa.com  

personal page    

World of ASIC (Personal Page)
There just isn't a great source of detailed VLSI/DIGITAL information out there. If I actually keep this up, this should be it. However, unless people take an active interest and submit some ideas, tutorials, examples, may be some cores etc., it may die very soon.
preview: http://www.asic-world.com  

paper    

ASIC Prototyping with FPGAs
Recently, there is a growing use of FPGAs to prototype ASICs as part of an ASIC verification methodology. With development costs for ASICs approaching $20M, avoiding a respin by prototyping with FPGAs is attractive alternative. This paper explorers the key issues designers should consider when developing and ASIC prototyping methodology.
preview: http://www.mentor.com  

paper    

FPGA vs. ASICs
Quick summary from Xilinx of the pros and cons of each.
preview: http://www.xilinx.com  

tutorial    

ASIC Design Tutorial
Application Specific Integrated Circuits (ASIC) are used to integrate huge systems on single chip. This tutorial discusses the steps in an ASIC design flow starting from Schematic Capture and Behavioral Modeling moving to Logic Synthesis and Optimization, Gate-Level optimization and Simulation and finally Extraction and Back-annotation.
preview: http://www.tutorial-reports.com  

tutorial    

Testbench.in - ASIC Functional Verification Tutorial
There are many sources available for basic VLSI/DIGITAL and Hardware Description Languages(HDL's). As the Verification becomes the more and more complex and important there is a need of Hardware Verification Languages (HVL's) like Systemverilog, OpenVera... etc and Methodologies. But there isn't any great source available for Hardware Verification Languages(HVL's) and Methodologies. What's on this site : We believe the best and easiest...
preview: http://www.testbench.in